5th International Young Scientist Congress (IYSC-2019).  International E-publication: Publish Projects, Dissertation, Theses, Books, Souvenir, Conference Proceeding with ISBN.  International E-Bulletin: Information/News regarding: Academics and Research

Clock Mesh Synthesis with Blockage Placement for Stub and Mesh Wire Minimisation

Author Affiliations

  • 1VLSI Design, SRM University, Chennai, Tamil Nadu, INDIA
  • 2 Electronics and Communication Dept.,SRM University, Chennai,Tamil Nadu, INDIA

Res. J. Recent Sci., Volume 3, Issue (7), Pages 39-43, July,2 (2014)

Abstract

A method for optimizing clock mesh is proposed which diminishes the power in network significantly while considering timing slack. The proposed paper implements the methodology by introducing placement blockages during the IC design flow. Stub wire minimization is achieved by using register placement. Placement of blockages in order to further reduce the power dissipation along with optimized power density and guaranteed non negative timing slack is the main essence of the paper. The advantages of the proposed method when implemented over ISCAS’89 benchmark circuits are reduced power dissipation—26% on an average when analogized to previous works and significant reduction in wire length by 50% when compared to earlier uniform mesh works. Further, reduction of timing slack (1.2% of the clock period) provides added benefit.

References

  1. Desai M., Cvijetic R. and Jensen J., Sizing of clock distribution networks for high performance cpu chips, in Proc. ACM/IEEE DAC, 389–394 (1996)
  2. Restle P.J., Mcnamara T.G., Webber D.A., Camporese P.J., Eng K.F., Jenkins K.A., Member S., Allen D.H., Rohn M.J., Quaranta M.P., Boerstler D.W., Alpert C.J., Carter C.A., Bailey R.N., Petrovick J.G., Krauter B.L. and Mccredie B.D., A clock distribution network for microprocessors, IEEE J. Solid-State Circuits, 36(5), 792–799 (2001)
  3. Xanthopoulos J.T., Bailey D., Gangwar A., Gowan M., Jain A. and Prewitt B., The design and analysis of the clock distribution network for a 1.2 GHz Alpha microprocessor, in Proc. IEEE ISSCC, 402–403 (2001)
  4. Venkataraman G., Feng Z., Hu J. and Li P., Combinatorial algorithms for fast clock mesh optimization, IEEE Trans. Very Large Scale Integr. Syst., 18(1), 131–141 (2010)
  5. Rajaram A. and Pan D., MeshWorks: An efficient framework for planning, synthesis and optimization of clock mesh networks, in Proc. ASPDAC, 250–257 (2008)
  6. Lu J., Mao X. and Taskin B., Timing slack aware incremental register placement with non-uniform grid generation for clock mesh synthesis, in Proc. ISPD, 131–138 (2011)
  7. Guthaus M.R., Wilke G. and Reis R., Non-uniform clock mesh optimization with linear programming buffer insertion, in Proc. ACM/IEEE DAC 74–79 (2010)
  8. Shelar R.S., An algorithm for routing with capacitance/distance constraints for clock distribution in microprocessors, in Proc. ISPD, 141–148 (2009)
  9. Lu J., Aksehir Y. and Taskin B., Register on MEsh (ROME): A novel approach for clock mesh network synthesis, in Proc. IEEE ISCAS, 1219–1222 (2011)
  10. Lu J., Mao X. and Taskin B., Integrated clock mesh synthesis with incremental register placement, in Proc. IEEE, 217–227 (2012)
  11. Sumitha J., Routing Algorithms in Networks, Res. J. Recent Sci.,3(ISC-2013), 1-3 (2014)